# 8-bit Proprietary Microcontroller

CMOS

# F<sup>2</sup>MC-8L MB89140 Series

# MB89145/146 and MB89P147/PV140

### DESCRIPTION

The MB89140 series is a line of single-chip microcontrollers that use the F<sup>2</sup>MC\*-8L CPU core which can operate at low voltage but at high speed. The MB89140 series contains a variety of peripheral functions, such as timers, a serial interface, an A/D converter, and an external interrupt. The MB89140 series is applicable to a wide range of applications from welfare products to industrial equipment, including portable devices.

\*: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

### FEATURES

- Minimum execution time: 0.5 µs/8-MHz oscillation
- F<sup>2</sup>MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.

(Continued)

For the information for microcontroller supports, see the following web site.

http://edevice.fujitsu.com/micom/en-support/



#### (Continued)

- Low-voltage operation (when an A/D converter is not used)
- Low current consumption (compatible with dual-clock system)
- High-voltage ports on chip
- Five types of timers
  - 8-bit PWM timer (also usable as a reload timer)
  - 12-bit MPG timer (also usable as a PPG output, PWM output, and reload timer)
  - 8/16-bit timer (also usable as two 8-bit timers)
  - 21-bit time-base timer
- One serial interface
  - Swichable transfer direction allows communication with various equipment.
- 10-bit A/D converter: 12 channels Successive approximation type
- External interrupt: 2 channels
   Two channels are independent and capable of wake-up from low-power consumption modes. (Rising edge, falling edge/both edges selectability)
   0.2 V to 17.0 V cap be applied to INT1 (N chappen drain)
  - -0.3 V to +7.0 V can be applied to INT1 (N-ch open-drain)
- Low-power consumption modes Stop mode (Oscillation stops to minimize the current consumption.) Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.) Subclock mode Watch mode
- · Reset output and power-on reset selectability

### ■ PRODUCT LINEUP

Part number Parameter	MB89145	MB89145 MB89		MB89P147	MB89PV140	
Classification		ass production products (mask ROM products)		One-time PROM/ EPROM product	Piggyback/ evaluation product (for evaluation and development)	
ROM size	16 K × 8 bits (internal mask ROM)	mask (interna ROM)		32 K × 8 bits (internal PROM)	$32 \text{ K} \times 8 \text{ bits}$ (external ROM)	
RAM size	$512 \times 8$ bits	768 :	× 8 bits	1 K ×	8 bits	
CPU functions	Instruction bit length:8Instruction length:7Data bit length:7Minimum execution time:6Interrupt processing time:7		4.5 µs/8 M⊦			
Ports	(P-ch open-drain): Buzzer output (P-ch open-drain, high Output ports (CMOS): Input ports (CMOS): I/O ports (CMOS):	Buzzer output (P-ch open-drain, high-voltage): Output ports (CMOS): Input ports (CMOS): I/O ports (CMOS): I/O ports (N-ch open-drain):		o P67, for heavy current) 16 (P40 to P47, P50 to ow current) o P23) nd P71, function as X0A and XIA pins when ck system is used.) to P07, P10 to P17, P30, and P32 to P37)		
Watch timer	21 bits	$s \times 1$ (in ma	in clock mod	e), 15 bits $ imes$ 1 (at 32.76	68 kHz)	
8-bit PWM timer (timer 1)		8-b	bit resolution	operation lock: 1, 2, 8, 16 system PWM operation -MHz oscillation, and h		
12-bit MPG (timer 4)	12-bit re	solution rel	8.0 MHz-os	onversion cycle of 2048 cillation, and highest ge eration (toggled output solution of 0.5 μs at 8.0 speed)	ear speed) capable)	
8/16-bit timer counter (timer 2, 3)				lock, internal clock, ext dge/falling edge/both e		

(Continued)

(Continued)

Part number Parameter	MB89145	MB89146	MB89P147	MB89PV140	
8-bit serial I/O	(one external sh	LSB first/MSB One clock selectable f	bits first selectability rom four transfer clocks shift clocks: 4, 8, 16 syst		
10-bit A/D converter		10-bit resolution $\times$ 12 channels A/D conversion mode (conversion time of 16.5 $\mu$ s/8 MHz, and highest gear speed Sense mode (conversion time of 9.0 $\mu$ s/8 MHz, and highest gear speed) External activation capable			
External interrupt		2 independent channels (edge selection, interrupt vector, source flag) Rising edge/falling edge/both edges selectability Built-in analog noise canceller Jsed also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode			
Standby mode	tandby mode Sleep mode, stop mode, watch mode, and subclock mode		mode		
Process	cess CMOS				
Operating voltage*		2.7 V t	to 6.0 V		
EPROM for use				MBM27C256A-20TV MBM27C256A-20CZ	

\* : Varies with conditions such as the operating frequency. (See section "■ ELECTRICAL CHARACTERISTICS".)

# ■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89145 MB89146 MB89P147	MB89PV140
DIP-64P-M01	0	×
FPT-64P-M06	0	×
MDP-64C-P02	×	0
MQP-64C-P01	×	0

 $\bigcirc$ : Available  $\times$ : Not available

Note: For more information about each package, see section "■ PACKAGE DIMENSIONS".

### ■ DIFFERENCES AMONG PRODUCTS

#### 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

• On the MB89P147, the program area starts from address 8007<sub>H</sub> but on the MB89PV140 starts from 8000<sub>H</sub>.

(On the MB89P147, addresses 8000 to 8006 comprise the option setting area, option settings can be read by reading these addresses. On the MB89PV140, addresses 8000 to 8006 could also be used as a program ROM. However, do not use these addresses in order to maintain compatibility of the MB89P147.)

• The stack area, etc., is set at the upper limit of the RAM.

#### 2. Current Consumption

- In the case of the MB89PV140, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in sleep/stop modes is the same. (For more information, see section "■ ELECTRICAL CHARACTERISTICS".)

#### 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product. Before using options check section "■ MASK OPTIONS".


Take particular care on the following points:


- Options are fixed on the MB89PV140.
- On the MB89P147, MB89145, and MB89146, the pull-down resistor option can either be selected for all affected pins, or for no pin; it is not possible to specify the pull-down resistor option for individual pins.

#### 4. Subclock Oscillation Feedback Resistor

A built-in oscillation feedback resistor is provided for the subclock oscillator pin on the MB89PV140, but it is not provided for the MB89145, MB89146, MB89P147. Therefor these products should be connected to an external oscillation feedback resistor.

### ■ PIN ASSIGNMENT





#### • Pin assignment on package top (MB89PV140 only)

Pin no.	Pin name						
65	N.C.	73	A2	81	N.C.	89	OE
66	A15/Vpp	74	A1	82	O4	90	N.C.
67	A12	75	A0	83	O5	91	A11
68	A7	76	N.C.	84	O6	92	A9
69	A6	77	01	85	07	93	A8
70	A5	78	O2	86	O8	94	A13
71	A4	79	O3	87	CE	95	A14
72	A3	80	Vss	88	A10	96	Vcc

N.C.: Internally connected. Do not use.

### ■ PIN DESCRIPTION

Pin	no.		Circuit	
SDIP <sup>*1</sup> MDIP <sup>*2</sup>	QFP <sup>*3</sup> MQFP <sup>*4</sup>	Pin name	Circuit type	Function
30	23	X0	А	Main clock crystal oscillator pins
31	24	X1		
29	22	MODA	C	Operating mode selection pin Connect directly to $V_{SS}$ in normal operation. This pin functions as the $V_{PP}$ pin in EPROM products.
28	21	RST	D	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source when the option is set. The internal circuit is initialized by the input of "L". This pin is with a noise canceller.
54 to 61	47 to 54	P07/AN7 to P00/AN0	G	General-purpose I/O ports The input is a hysteresis input type and with a built-in noise canceller. Although these ports also serve as an analog input, analog input does not pass through the hysteresis input noise canceller.
46	39	P17/ADST	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as an A/D converter external activation.
47 to 49	40 to 42	P16 to P14	J	General-purpose I/O ports The input is a hysteresis input type and with a built-in noise canceller.
50 to 53	43 to 46	P13/ANB to P10/AN8	G	General-purpose I/O ports The input is a hysteresis input type and with a built-in noise canceller. Although these ports also serves as ar analog input, analog input does not pass through the hysteresis input noise canceller.
34, 33	27, 26	P70/X0A, P71/X1A	B/K	General-purpose I/O ports with a built-in noise canceller (single-clock operation) Function as subclock crystal oscillator pins. (dual-clock operation)
35	28	P22	E	General-purpose output port
27	20	P23/WDG	E	General-purpose output port Also serves as a watchdog output.
36	29	P21/PWO0	E	General-purpose output port Also serves as the PWM output for the 8-bit PWM time
37	30	P20	E	General-purpose output port

\*1: DIP-64P-M01

\*2: MDP-64C-P02

\*3: FPT-64P-M06

\*4: MQP-64C-P01

(Continued)

Pin	no.		Circuit	
SDIP <sup>*1</sup> MDIP <sup>*2</sup>	QFP <sup>*3</sup> MQFP <sup>*4</sup>	Pin name	type	Function
38	31	P37/DTTI	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. When overcurrent is detected, the 12- bit MPG output can be inactivated by the external edge input.
39	32	P36/PWO1	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as a 12-bit MPG output.
40	33	P35/EC	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as the external clock input for the 8/16-bit timer/counter.
41	34	P34/SI	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as the serial data input for the 8-bit serial interface.
42	35	P33/SO	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as the serial data output for the 8-bit serial interface.
43	36	P32/SCK	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as the serial transfer clock for the 8-bit serial interface.
44	37	P31/INT1	F	General-purpose I/O port The output is an N-ch open-drain type. The input is a hysteresis input type and with a built-in noise canceller. Also serves as an external interrupt. The interrupt input is also a hysteresis input type and with a built-in noise canceller.
45	38	P30/INT0/TRG	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serve as an external interrupt or as an MPG trigger input. The interrupt input is also a hysteresis input type and with a built-in noise canceller.
1	58	BZ	I	Buzzer output-only pin P-ch high-voltage open-drain output port
19 to 26, 11 to 18	12 to 19, 4 to 11	P47 to P40, P57 to P50	Н	Low-current P-ch high-voltage open-drain output ports Products with and without a built-in pull-down resistor between these pins and the VFDP pin are provided.

\*1: DIP-64P-M01

\*2: MDP-64C-P02

\*3: FPT-64P-M06

\*4: MQP-64C-P01

(Continued)

Pin	no.		<b>O</b> imerrit	
SDIP <sup>*1</sup> MDIP <sup>*2</sup>	QFP <sup>*3</sup> MQFP <sup>*4</sup>	Pin name	Circuit type	Function
2 to 9	59 to 64, 1, 2	P67 to P60	Н	Heavy-current P-ch high-voltage open-drain output port Products with and without a built-in pull-down resistor between these pins and the VFDP pin are provided.
10	3	VFDP	_	Voltage supply pin for connection to a pull-down resistor for ports 4, 5, and 6. In products without a built- in pull-down resistor and in the MB89PV140, this pin should be left open.
64	57	Vcc	_	Power supply pin
32	25	Vss		Power supply (GND) pin
63	56	AVcc	_	A/D converter power supply pin Use this pin at the same voltage as Vcc.
62	55	AVss	—	A/D converter power supply (GND) pin Use this pin at the same voltage as Vss.

\*1: DIP-64P-M01

\*2: MDP-64C-P02

\*3: FPT-64P-M06

\*4: MQP-64C-P01

DS07-12522-4E

Pin	no.			
SDIP <sup>*3</sup> MDIP <sup>*4</sup>	QFP <sup>*1</sup> MQFP <sup>*2</sup>	Pin name	I/O	Function
65	66	A15/Vpp	0	"H" level output pin
66	67	A12	0	Address output pins
67	68	A7		
68	69	A6		
69	70	A5		
70	71	A4		
71	72	A3		
72	73	A2		
73	74	A1		
74	75	A0		
75	77	01	I	Data input pins
76	78	02		
77	79	O3		
78	80	Vss	0	Power supply (GND) pin
79	82	O4	1	Data input pins
80	83	O5		
81	84	O6		
82	85	07		
83	86	O8		
84	87	CE	0	ROM chip enable pin
				Outputs "H" during standby.
85	88	A10	0	Address output pin
86	89	ŌĒ	0	ROM output enable pin
				Outputs "L" at all times.
87	91	A11	0	Address output pins
88	92	A9		
89	93	A8		
90	94	A13		
91	95	A14		
92	96	Vcc	0	EPROM power supply pin
	65 76 81 90	N.C.	_	Internally connected pins Be sure to leave them open.

• External EPROM pins (MB89PV140 only)

\*1: DIP-64P-M01

\*2: MDP-64C-P02


\*3: FPT-64P-M06

\*4: MQP-64C-P01

### ■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X1 X0 X0 X0 X0 X0 X0 X0 X0 X0 X0	<ul> <li>Crystal or ceramic oscillation type (main clock)</li> <li>At an oscillation feedback resistor of approximately 1 MΩ/5.0 V</li> </ul>
В	X1A X0A X0A Standby control signal	<ul> <li>Crystal or ceramic oscillation type (subclock)</li> <li>At an oscillation feedback resistor of approximately 4.5 MΩ/5.0 V (The built-in feedback resistor is not provided except on the MB89PV140-102.)</li> </ul>
С		
D	R P-ch N-ch T Hysteresis input (with noise canceller)	<ul> <li>At an output pull-up resistor (P-ch) of approximately 50 kΩ/5.0 V</li> <li>CMOS hysteresis input (with noise canceller)</li> </ul>
E	P-ch ■ P-ch N-ch	CMOS output
F	Hysteresis input (with noise canceller)	<ul> <li>N-ch open-drain output</li> <li>CMOS hysteresis input (with noise canceller)</li> </ul>

(Continued)



### ■ HANDLING DEVICES

#### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than V<sub>cc</sub> or lower than V<sub>ss</sub> is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ ELECTRICAL CHARACTERISTICS" is applied between V<sub>cc</sub> and V<sub>ss</sub>. (However, up to 7.0 V can be applied to P31/INT pin, regardless of V<sub>cc</sub>)

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

#### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

#### 3. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

#### 4. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 Hz to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

#### 5. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

### ■ PROGRAMMING TO THE EPROM ON THE MB89P147


The MB89P147 is an OTPROM version of the MB89140 series.

#### 1. Features

- 32-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

#### 2. Memory Space

Memory space in each mode such as 32-Kbyte PROM, option area is diagrammed below.



#### 3. Programming to the EPROM

In EPROM mode, the MB89P147 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

When the operating ROM area for a single chip is 32 Kbytes ( $8007_{H}$  to FFFF<sub>H</sub>) the PROM can be programmed as follows:


#### • Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007<sub>H</sub> to 7FFF<sub>H</sub> (note that addresses 8007<sub>H</sub> to FFFF<sub>H</sub> while operating as a single chip assign to 0007<sub>H</sub> to 7FFF<sub>H</sub> in EPROM mode). Load option data into addresses 0000<sub>H</sub> to 0006<sub>H</sub> of the EPROM programmer. (For information about each corresponding option, see "5. Setting OTPROM Options". in section "■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE")
- (3) Program to 0000H to 7FFFH with the EPROM programmer.



#### 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



#### 5. Programming Yield

All bits cannot be programmed at Fujitsu Microelectronics shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.


### ■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

#### 1. EPROM for Use

MBM27C256A-20TV, MBM27C256A-20CZ

#### 2. Memory Space

Memory space in each mode, such as 32-Kbyte PROM, option area is diagrammed below.



#### 3. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007<sub>H</sub> to 7FFF<sub>H</sub>.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.

### 4. Setting PROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

### OTPROM option bit map

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
8000н (0000н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Single/dual- clock system 1: Dual clock 0: Single clock	Reset pin output 1: Yes 0: No	Power-on reset 1: Yes 0: No	Reserved (Write 1 bit to this bit.)	Reserved (Write 1 bit to this bit.)
8001н (0001н)	P17 Pull-up 1: No 0: Yes	P16 Pull-up 1: No 0: Yes	P15 Pull-up 1: No 0: Yes	P14 Pull-up 1: No 0: Yes	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable
8002н (0002н)	P37 Pull-up 1: No 0: Yes	P36 Pull-up 1: No 0: Yes	P35 Pull-up 1: No 0: Yes	P34 Pull-up 1: No 0: Yes	P33 Pull-up 1: No 0: Yes	P32 Pull-up 1: No 0: Yes	Vacancy Readable and writable	Vacancy Readable and writable
8003н (0003н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable
8004н (0004н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable
8005н (0005н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable
8006н (0006н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable


Notes: • Initial value is 1 for each bit.

• Do not write 0 to the vacant bit.

The read value of the vacant bit is 1, unless 0 is written to it.

• The parenthesized addresses are the corresponding addresses on the EPROM programmer.


#### BLOCK DIAGRAM



# ■ CPU CORE

#### 1. Memory Space

The microcontrollers of the MB89140 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89140 series is structured as illustrated below.




#### 2. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:


Program counter (PC):	A 16-bit register for indicating instruction storage positions
Accumulator (A):	A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T):	A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX):	A 16-bit register for index modification
Extra pointer (EP):	A 16-bit pointer for indicating a memory address
Stack pointer (SP):	A 16-bit register for indicating a stack area
Program status (PS):	A 16-bit register for storing a register pointer, a condition code

◄ 16 b	its ——	1	Initial value
PC	;	: Program counter	FFFDH
A		: Accumulator	Undefined
Т		: Temporary accum	ulator Undefined
IX		: Index register	Undefined
EF	)	: Extra pointer	Undefined
SF	)	: Stack pointer	Undefined
PS	3	: Program status	I-flag = 0, IL1, 0 = 11 Other bits are undefined

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1		t
1	0	2	
1	1	3	Low = no interrupt

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.


Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.

- V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.
- C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used in the MB89140 series. The bank currently in use is indicated by the register bank pointer (RP).



# ■ I/O MAP

Address	Read/write	Register name	Register description			
00н	(R/W)	PDR0	Port 0 data register			
01н	(W)	DDR0	Port 0 data direction register			
02н	(R/W)	PDR1	Port 1 data register			
03н	(W)	DDR1	Port 1 data direction register			
04н	(R/W)	PDR2	Port 2 data register			
05н			Vacancy			
06н			Vacancy			
07н	(R/W)	SYCC	System clock control register			
08н	(R/W)	STBC	Standby control register			
09н	(R/W)	WDTC	Watchdog timer control register			
0Ан	(R/W)	TBCR	Time-base timer control register			
0Вн	(R/W)	WPCR	Watch prescaler control register			
ОСн	(R/W)	PDR3	Port 3 data register			
0Dн	(W)	DDR3	Port 3 data direction register			
0Ен	(R/W)	BUZR	Buzzer register			
0Гн	(R/W)	EIC	External interrupt control register			
10н	(R/W)	PDR4	Port 4 data register			
11н	(R/W)	PDR5	Port 5 data register			
12н	(R/W)	PDR6	Port 6 data register			
13н	(R)	PDR7	Port 7 data register			
14н			Vacancy			
15н			Vacancy			
16н	(W)	COMR	8-bit PWM timer compare register			
17н	(R/W)	CNTR	8-bit PWM timer control register			
18н	(R/W)	T3CR	Timer 3 control register			
19н	(R/W)	T2CR	Timer 2 control register			
1Ан	(R/W)	T3DR	Timer 3 data register			
1Вн	(R/W)	T2DR	Timer 2 data register			
1Сн	(R/W)	SMR	Serial mode register			
1Dн	(R/W)	SDR	Serial data register			
1Ен	(R/W)	ADC1	A/D converter control register 1			
1Fн	(R/W)	ADC2	A/D converter control register 2			

(Continued)

(Continued)	
(Contantaca)	

Address	Read/write	Register name	Register description				
20н	(R/W)	ADDH	A/D converter data register (H)				
21н	(R/W)	ADDL	A/D converter data register (L)				
22н	(W)	PCR0	Port input control register 0				
23н	(W)	PCR1	Port input control register 1				
24н	(R/W)	MCNT	MPG control register				
25н	(R/W)	INTSTR	MPG interrupt status register				
26н	(W)	CMCLBR (H)	MPG compare clear buffer register H				
27н	(W)	CMCLBR (L)	MPG compare clear buffer register L				
28н	(W)	OUTCBR (H)	MPG output buffer register H				
29н	(W)	OUTCBR (L)	MPG output buffer register L				
2Ан			Vacancy				
2Вн		Vacancy					
2Сн			Vacancy				
2Dн			Vacancy				
2Ен			Vacancy				
2Fн			Vacancy				
30н to 77н			Vacancy				
78н			Vacancy				
79н			Vacancy				
7Ан			Vacancy				
7Вн			Vacancy				
7Сн	(W)	ILR1 Interrupt level setting register 1					
7Dн	(W)	ILR2 Interrupt level setting register 2					
7Ен	(W)	ILR3	Interrupt level setting register 3				
7 <b>F</b> н			Vacancy				

Note: Do not use vacancies.

# ■ ELECTRICAL CHARACTERISTICS

#### 1. Absolute Maximum Ratings

(AV/ss	= Vss =	00\	Λ
(7 1 33	- v ss -	0.0 1	' '

Devementer	Cumula al	Rat	ting	Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	Vcc	Vss - 0.3	Vss + 7.0	V	
Fower supply voltage	AVcc	Vss – 0.3	Vss + 7.0	V	*2
I/O voltage	VI01	Vss – 0.3	Vcc + 0.3	V	Except P31
1/O voltage	V <sub>IO2</sub>	Vss – 0.3	7	V	P31
"H" level total average output current	ΣΙοн		-120	mA	Average value (operating current $\times$ operating rate)
		_	-12	mA	P00 to P07, P10 to P17, P20 to P23, P30, P32 to P37
"H" level maximum output current	Іон	—	-20	mA	P40 to P47, P50 to P57
		—	-36	mA	P60 to P67, BZ
			-6	mA	P00 to P07, P10 to P17, P20 to P23, P30, P32 to P37 Average value (operating current $\times$ operating rate) <sup>*1</sup>
"H" level average output current	Іонал	_	-10	mA	P40 to P47, P50 to P57 Average value (operating current × operating rate) <sup>1</sup>
		_	-18	mA	P60 to P67, BZ Average value (operating current × operating rate) <sup>1</sup>
"L" level total average output current	ΣΙοιαν	_	150	mA	Average value (operating current $\times$ operating rate) <sup>1</sup>
"L" level maximum output current	Iol	_	12	mA	P00 to P07, P10 to P17, P20 to P23, P30 to P37
"L" level average output current	Iolav		6	mA	P00 to P07, P10 to P17, P20 to P23, P30 to P37 Average value (operating current × operating rate) <sup>*1</sup>
Power consumption	PD	—	500	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

\*1: The total average output current is defined as the average current that flows through all of the relevant pins in a 100 ms period. The output peak current is defined as the peak value of any one of the relevant pins. The average output current is defined as the average current that flows through any one of the relevant pins in a 100 ms period.

\*2: Use AVcc and Vcc set at the same voltage. Take care so that AVcc does not exceed Vcc, such as when power is turned on.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### 2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks		
Farameter	Symbol	Min.	Max.	Unit	Nemarks		
		2.7*	6.0*	V	Normal operation assurance range*		
Power supply voltage	Vcc AVcc	2.2	6.0	V	In watch mode or subclock operation (Only for the MB89P147, the minimum value is 2.7 V.)		
		1.5	6.0	V	Retains the RAM state in stop mode		
	VFDP	Vcc - 40	Vcc + 0.3	V			
Operating temperature	TA	-40	+85	°C			

\* : These values vary with the operating frequency and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics".






Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/F<sub>CH</sub>. Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

### 3. DC Characteristics

		1	(AVcc	= Vcc = 5.0		= Vss = 0.0	V, IA =	= -40°C to +85°C)
Parameter	Symbol	Pin	Condition		Value		Unit	Remarks
	-			Min.	Тур.	Max.		
"H" level input voltage	Vihs	P00 to P07, P10 to P17, P30 to P37, P70, P71, X0, X1, RST, MODA		0.7 Vcc	_	Vcc + 0.3	V	Hysteresis input
"L" level input voltage	Vils	P00 to P07, P10 to P17, P30 to P37, P70, P71, X0, X1, RST, MODA		Vss - 0.3	_	0.2 Vcc	V	Hysteresis input
"H" level output	Vон1	P00 to P07, P10 to P17, P20 to P23, P30, P32 to P37	Іон = -2.0 mA	2.4		_	V	
voltage	V <sub>OH2</sub>	P40 to P47, P50 to P57	Іон = –10 mA	3.0	_	_	V	
	Vонз	P60 to P67, BZ	Iон = -18 mA	3.0			V	
"L" level output voltage	Vol1	P00 to P07, P10 to P17, P20 to P23, P30, P32 to P37	lo∟ = 1.8 mA			0.4	V	
	Vol2	RST	lo∟ = 4.0 mA		_	0.6	V	
Input leakage current	IL11	P00 to P07, P10 to P17, P30 to P37, P70, P71, MODA	0.45 V < Vi < Vcc	_	_	±5	μΑ	Without pull-up resistor for P14 to P17 and P32 to P37
	ILI2	P14 to P17, P32 to P37	Vi = 0.0 V	-200	-100	-50	μA	With pull-up resistor
Output leakage	IL01	P40 to P47, P50 to P57	Vi = VFDP = Vcc - 40 V		_	-10	μA	
current ILO2		P60 to P67, BZ	Vi = VFDP = Vcc - 40 V		_	-20	μA	
Pull-up resistance	Rpulu	RST P14 to P17, P32 to P37	V1 = 0.0 V	25	50	100	kΩ	With pull-up resistor
Pull-down resistance	Rpuld	P40 to P47, P50 to P57, P60 to P67	Vон = 5.0 V	50	100	150	kΩ	With pull-down resistor optional

 $(AV_{CC} = V_{CC} = 5.0 \text{ V}, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

(Continued)

(Continued)

 $(AVcc = Vcc = 5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Deveryoter	0 mil al	Pin		Condition		Value			
Parameter	Symbol Pi	Pin	Condition		Min.	Тур.	Max.	Unit	Remarks
	Icc1		Vcc t <sub>inst</sub> *2	= 8 MHz = 5.0 V = 0.5 μs out open	_	9	15	mA	
				= 8 MHz		1.5	2	mA	
	Icc2		tinst <sup>*2</sup>	= 3.2 V = 8.0 μs out open	_	2.5	5.0	mA	MB89P147
	Iccs1	-	mode	$F_{CH} = 8 \text{ MHz}$ $V_{CC} = 5.0 \text{ V}$ $t_{inst}^{*2} = 0.5 \ \mu s$	_	3	7	mA	
	Iccs2	Sleep mode 23A		FcH = 8 MHz Vcc = $3.2$ V tinst <sup>*2</sup> = $8.0 \ \mu s$	_	1	1.5	mA	
Device events	_	-	Subclock mode		_	50	150	μA	
Power supply current <sup>*1</sup>	ICCL	iL		= 32.768 kHz = 3.0 V		1	3	mA	MB89P147
	Iccls	Fcl		Subclock sleep mode F <sub>CL</sub> = 32.768 kHz V <sub>CC</sub> = 3.0 V		25	50	μΑ	
	Ісст		Watch mode F <sub>CL</sub> = 32.768 kHz V <sub>CC</sub> = 3.0 V		_	3	15	μA	
	Іссн		Subo T <sub>A</sub> =	clock stop mode +25°C	—	_	10	μΑ	
	IA	AVcc	Fсн = 8 MHz		—	1.5	4	mA	when A/D conversion is activated
	Іан		T <sub>A</sub> =	+25°C	_	1	5	μΑ	when A/D conversion is stopped
Input capacitance	CIN	Other than AVcc, AVss, Vcc, and Vss	f = 1	MHz	_	10	_	pF	

\*1: The power supply current is measured at the external clock.

\*2: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics".


Note:  $F_{CH}$  indicates the main clock oscillation frequency. When  $F_{CH} = 8$  MHz, the 4/F<sub>CH</sub> execution time is 0.5 µs, and the 64/F<sub>CH</sub> execution time is 8 µs.

### 4. AC Characteristics

#### (1) Reset Timing

	s = Vss = 0.0 V	, T <sub>A</sub> = −4	40°C to +85°C)				
Parameter	Symbol	Symbol Condition		Value			Remarks
	Symbol	Condition	Min.	Тур.	Max.	- Unit	Rellidiks
RST "L" pulse width	tzlzh		48 txcyL	—	—	ns	
RST noise limit width	<b>t</b> zlnc		30	50	80	ns	

Note: T<sub>XCYL</sub> is the oscillation cycle (1/F<sub>CH</sub>) to input to the X0 pin.




#### (2) Power-on Reset

 $(AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 


Parameter	Symbol	Condition	Condition Value		Unit	Remarks	
Farameter	Symbol	Condition	Min.	Max.	Unit	Remarks	
Power supply rising time	tR		—	50	ms	Power-on reset function only	
Power supply cut-off time	toff		1		ms	Due to repeated operations	

Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




#### (3) Clock Timing

$(AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +40^{\circ}C to +$										
Parameter	Symbol	Pin	Condition -		Value	Value		Domorko		
Faiaillelei	Symbol	FIII		Min.	Тур.	Max.	Unit	Remarks		
Clock frequency	Fсн	X0, X1		2		8	MHz			
Clock nequency	FcL	X0A, X1A		—	32.768	_	kHz			
	<b>t</b> xcyl	X0, X1		125	—	500	ns			
Clock cycle time	<b>t</b> LXCYL	X0A, X1A		_	30.5	—	μs			
Input clock pulse width	Рwн Pw∟	X0		30	—	_	ns	External clock		
Input clock pulse width	Pwhl Pwll	X0A			15.2	_	μs	External Clock		
Input clock rising/falling time	tcr tcf	X0, X0A				10	ns	External clock		



DS07-12522-4E



#### (4) Instruction Cycle


Parameter	Symbol	Value (typical)	Unit	Remarks				
Instruction cycle (minimum execution time)	<b>t</b> inst	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	(4/F_CH) tinst = 0.5 $\mu s$ when operating at F_CH = 8 MHz				
		2/Fc∟	μs	$t_{\text{inst}}$ = 61.036 $\mu s$ when operating at FcL = 32.768 kHz				

#### (5) Serial I/O Timing

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
raidilleter				Min.	Max.	Unit	Remarks
Serial clock cycle time	tscyc	SCK	Internal shift clock mode	2 tinst*		μs	
$SCK \downarrow \rightarrow SO$ time	tslov	SCK, SO		-200	200	ns	
Valid SI $\rightarrow$ SCK $\uparrow$	tı∨sн	SI, SCK		1/2 t <sub>inst</sub> *	-	μs	
$SCK \uparrow \to valid \ SI \ hold \ time$	tsніх	SCK, SI		1/2 t <sub>inst</sub> *	_	μs	
Serial clock "H" pulse width	<b>t</b> shsl	SCK	External shift clock mode	1 tinst*	-	μs	
Serial clock "L" pulse width	<b>t</b> slsh	SCK		1 tinst*	-	μs	
$SCK \downarrow \to SO \text{ time}$	tslov	SCK, SO		0	200	ns	
Valid SI $\rightarrow$ SCK $\uparrow$	tı∨sн	SI, SCK		1/2 tinst*		μs	
SCK $\uparrow \rightarrow$ valid SI hold time	tsнıx	SCK, SI		1/2 t <sub>inst</sub> *	_	μs	

#### (AVcc = Vcc = 5.0 V±10%, AVss = Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

\* : For information on tinst, see "(4) Instruction Cycle".




### (6) Peripheral Input Timing

$(AV_{CC} = V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V},  T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$										
Deremeter	Symbol	Pin	Condition	Value		l lmit	Remarks			
Parameter				Min.	Max.	Unit	Remarks			
Peripheral input "H" pulse width 1	<b>t</b> iLiH1	TRG, DTTI, ADST, EC, INT0, INT1		2 t <sub>inst</sub> *		μs				
Peripheral input "L" pulse width 1	tıнı∟ı	TRG, DTTI, ADST, EC, INT0, INT1		2 t <sub>inst</sub> *		μs				

\*: For information on tinst, see "(4) Instruction Cycle".

#### (7) Peripheral Input Noise Limit Width

$(AV_{CC} = V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } + 10^{\circ}\text{C} \text{ to } + 10^{\circ}\text$								
Parameter	Symbol	Condition	Value			Unit	Remarks	
			Min.	Тур.	Max.	Unit	itemarks	
Peripheral input "H"	tihnc1	All inputs except	7	15	30	ns	MB89P147/PV140	
level noise limit width 1		INT1 and INT0	15	30	60	ns	Except MB89P147/PV140	
Peripheral input "L" level noise limit width 1	tilnc1	All inputs except INT1 and INT0	7	15	30	ns	MB89P147/PV140	
			15	30	60	ns	Except MB89P147/PV140	
Interrupt "H" level noise limit width 2	tihnc2	INT1, INT0	30	50	100	ns	MB89P147/PV140	
	LIHNC2		50	100	250	ns	Except MB89P147/PV140	
Interrupt "L" level noise limit width 2	tilnc2	INT1, INT0	30	50	100	ns	MB89P147/PV140	
			50	100	250	ns	Except MB89P147/PV140	



### 5. A/D Converter Electrical Characteristics


Parameter	Symbol	Pin	Condition		11			
				Min.	Тур.	Max.	Unit	Remarks
Resolution			—	—		10	bit	
Total error	_	_	AVcc = Vcc = 5.0 V			±3.0	LSB	
Linearity error				_	_	±2.0	LSB	
Differential linearity error				_	_	±1.5	LSB	
Zero transition voltage	Vот	AN0 to ANB		AVss – 1.5 LSB	AVss+0.5 LSB	AVss + 2.5 LSB	V	
Full-scale transition voltage	Vfst	AN0 to ANB		AVcc – 3.5 LSB	AVcc – 1.5 LSB	AVcc + 0.5 LSB	V	
Interchannel disparity			—	_		4	LSB	
A/D mode conversion time			At 8-MHz oscillation	33	_	_	<b>t</b> inst*	
Analog port input current	Iain	AN0 to ANB	AVcc = Vcc = 5.0 V	_	_	10	μA	
Analog input voltage		AN0 to ANB	_	0.0	_	AVcc	V	

\* : For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics".

...

Notes: • The smaller |AVcc - AVss|, the greater the error would become relatively.

• The output impedance of the external circuit connected to an analog input block should be no more than several kΩ. If the output impedance is too high, the analog voltage sampling time might be insufficient.



#### (1) A/D Glossary

Resolution

Analog changes that are identifiable with the A/D converter


• Linearity error

The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\leftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1110"  $\leftrightarrow$  "11 1111 1111") from actual conversion characteristics


- Differential linearity error
   The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error

The difference between theoretical and actual values

This error is caused by the zero transition error, full-scale transition error, linearity error, quantization error and noise.




(Continued)




## ■ EXAMPLE CHARACTERISTICS


(1) "L" Level Output Voltage



### (2) "H" Level Output Voltage

(3) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)







### (4) Power Supply Current (External Clock)



### (Continued)



### (5) Pull-up Resistance




## ■ MASK OPTIONS


No.		MB89PV140 -101	MB89PV140 -102	MB89145V1 MB89146V1	MB89145V2 MB89146V2	MB89P147V1	MB89P147V2
1	Power-on reset With power-on reset Without power-on reset	Fixed to with power-on reset		Specify when ordering masking		Set with EPROM programmer	
2	Reset pin output With reset output Without reset output	Fixed to with power-on reset Specify when ordering masking		Set with EPROM programmer			
3	Clock mode selection Single-clock mode Dual-clock mode	Single clock	Dual clock	Specify when or	dering masking	Set with EPROM	l programmer
4	Pull-up resistors P14 to P17 P32 to P37	Fixed to without pull-up resistor		Specify when ordering masking (specify by pin)		Set with EPROM programmer (specify by pin)	
5	Pull-down resistors P47 to P40 P57 to P50 P67 to P60	Fixed to without pull-up resistor		Without pull- down resistor	All pins with pull-down resistor	Without pull- down resistor	All pins with pull-down resistor

## ■ ORDERING INFORMATION

Part number	Package	Remarks
MB89145V1P-SH MB89145V2P-SH MB89146V1P-SH MB89146V2P-SH MB89P147-V1P-SH MB89P147-V2P-SH	64-pin Plastic SH-DIP (DIP-64P-M01)	
MB89145V1PF MB89145V2PF MB89146V1PF MB89146V2PF MB89P147-V1PF MB89P147-V2PF	64-pin Plastic QFP (FPT-64P-M06)	
MB89PV140-101C-ES-SH MB89PV140-102C-ES-SH	64-pin Ceramic MDIP (MDP-64C-P02)	
MB89PV140-101CF-ES MB89PV140-102CF-ES	64-pin Ceramic MQFP (MQP-64C-P01)	


## ■ PACKAGE DIMENSIONS







Please check the latest package dimensions at the following URL. http://edevice.fujitsu.com/package/en-search/









Please check the latest package dimensions at the following URL. http://edevice.fujitsu.com/package/en-search/






Please check the latest package dimensions at the following URL. http://edevice.fujitsu.com/package/en-search/

#### (Continued)






Please check the latest package dimensions at the following URL. http://edevice.fujitsu.com/package/en-search/

## ■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
3	■ PRODUCT LINEUP	Changed the name of a timer. Clock timer $\rightarrow$ Watch timer
16	■ PROGRAMMING TO THE EPROM ON THE MB89P147	Deleted the "6. EPROM Programmer Socket Adapter".
17	■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE	Deleted the "2. Programming Socket Adapter".
35	■ ELECTRICAL CHARACTERISTICS A/D Converter Electrical Characteristics	Changed the unit of "Zero transition voltage" and "Full-scale transition voltage". $mV \rightarrow \ V$
41	■ ORDERING INFORMATION	$\begin{array}{l} \mbox{Changed the ordering information.} \\ \mbox{MB89P147V1P-SH} \rightarrow \mbox{MB89P147-V1P-SH} \\ \mbox{MB89P147V2P-SH} \rightarrow \mbox{MB89P147-V2P-SH} \\ \mbox{MB89P147V1PF} \rightarrow \mbox{MB89P147-V1PF} \\ \mbox{MB89P147V2PF} \rightarrow \mbox{MB89P147-V2PF} \\ \mbox{MB89PV140C-101-ES-SH} \rightarrow \mbox{MB89PV140-101C-ES-SH} \\ \mbox{MB89PV140CF-101-ES} \rightarrow \mbox{MB89PV140-101CF-ES} \\ \mbox{MB89PV140CF-102-ES} \rightarrow \mbox{MB89PV140-102CF-ES} \\ \mbox{MB89PV140CF-102-ES} \rightarrow \mbox{MB89PV140-102CF-ES} \\ \end{array}$

The vertical lines marked in the left side of the page show the changes.



## FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

#### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.